IIT Bombay research team wins VLSI user design competition
Sheena Sachdeva | April 15, 2025 | 06:59 PM IST | 1 min read
IIT Bombay research team and Semiconductor Laboratory jointly developed a semiconductor that aims to secure ‘electronic systems against unauthorised access.’
NEW DELHI: A research team from Indian Institute of Technology (IIT) Bombay has won the VLSI User Design Track competition at 38th International Conference on VLSI Design and 24th International Conference on Embedded Systems. The event was held in Bengaluru from January 4-8, 2025.
The winning design features patented PECVD SiO2 capacitors as anti-fuse elements with low programming voltage (3.3V) and CMOS integration at 180nm node. The innovation aims to address the need to secure electronic systems against unauthorised access.
The chip was designed at IIT Bombay and fabricated at the Semiconductor Laboratory (SCL), Chandigarh, by adopting a One Time Programmable (OTP) memory technology. “This is evidence of India’s homegrown innovation in semiconductor design and manufacturing,” an IIT Bombay statement said.
IIT Bombay: VLSI user design
Speaking on the success of the team, Uadayan Ganguly, professor of electrical engineering, IIT Bombay, said, “As India builds fab with imported technology, the ability to build indigenous memory technology at scale is essential for sustenance and growth of the semiconductor ecosystem. Our capability is a key enabler for the same.”
“This OTP technology will enable indigenously designed and manufactured security chips essential for data protection and secure communication. It has particular promise for applications requiring radiation-hardened memory suitable for space missions and critical areas like e-passports and driving licences,” IIT Bombay said in a statement.
The design technology will be developed by the IIT Bombay team and soon will be commercialised through NumeloTech, an incubated startup under the Society of Innovation and Entrepreneurship (SINE) at the institute.
The IIT Bombay research team comprised former senior project research scientist Ajay Kumar Singh, project research scientist Shreeniwas Daultabad, senior project research scientist Shatadal Chatterjee; and two PhD students/research scholars Abhishek Kadam and Shreyas Deshmukh, developed the design.
Follow us for the latest education news on colleges and universities, admission, courses, exams, research, education policies, study abroad and more..
To get in touch, write to us at news@careers360.com.
Quick Watch
]Next Story
]Stagnation in placements, salaries now affecting even IITs, NITs, IIITs: Congress
Congress general secretary Jairam Ramesh claims that going by available data from the 364th report of the Parliamentary Standing Committee on Education, one-fifth of students from the IITs and other institutes are not getting placements.
Press Trust of India | 1 min readFeatured News
]- ‘Leak in education’: Delhi Govt drops land rule, helps 2,000 unrecognised pvt schools get legal sanction
- India added 196 public universities in 15 years, but most barely functional; private ones outnumber them
- ‘SVGU Ahmedabad equipping students to fill industry gaps, look beyond basic qualifications’: Provost
- Mumbai’s Saifee Hospital seeks Rs 125 crore in damages from DNB trainee who attempted suicide
- BHU Admission 2026: BFA candidates stunned by practical exam scores; demand answers and inquiry
- PMS Scholarship: 50% Tamil Nadu schools skipped, thousands of payments delayed, duplicated, finds CAG audit
- ‘Politics minus education’: Why West Bengal colleges are wary of govt-appointed governing body presidents
- 12 DU colleges, just 1 with hostels: Why students are forced into PGs like the one collapsed in Satya Niketan
- Gautam Buddha University student ordered to sign Rs 5-lakh bond over ‘anti-govt propaganda’, CJP protest
- MHT CET: Applications equal seats, illegal EWS admissions, no records – Maharashtra colleges err across board