IIT Hyderabad launches online VLSI Chip Design course with optional bootcamp
Vikas Kumar Pandit | August 26, 2025 | 05:30 PM IST | 2 mins read
Registration for IIT Hyderabad’s VLSI Chip Design course will close on September 30. The 45-hour course will run from October 8 to November 29, covering analogue chip design, digital IC design, practical projects, and assessments.
The Indian Institute of Technology (IIT), Hyderabad, through its Centre for Continuing Education (CCE) and in collaboration with TCS iON, has announced an online certification programme in "VLSI Chip Design." The programme aims to bridge the skill gap in the Very Large Scale Integration (VLSI) sector of the electronics and semiconductor industries.
The VLSI Chip Design certification programme will run for 45 hours and will begin on October 8, 2025. The registration for the programme is ongoing, and the last date to enrol is September 30, 2025. As per the institute, the programme will be conducted online in English, with live and hands-on sessions.
“The programme is meticulously designed to provide in-depth knowledge of Analogue Chip Design and Digital IC Design. The program is led by esteemed IITH faculty members: Ashudeb Dutta (EE), CH Gajendranath Chaudhury (EE), Abhishek Kumar (EE), Rajesh Kedia (CSE), and Kapil Jainwal (EE),” the institute said.
The programme will also include a practical component called the IITH Bootcamp for hands-on learning in core areas of analogue chip design and digital IC design. As per the institute, participants will work with licensed EDA tools such as Cadence and LTSpice.
The bootcamp will cover skills in designing, simulating, and verifying digital circuits, analogue design practices including current mirrors, OP-Amps, and voltage references, and end-to-end VLSI chip design. “Bootcamp at IIT Hyderabad is optional for hands-on practice. This will not impact the scores and final certificate,” the institute said.
Assessment-based certificates for participants
The programme will continue till November 29, 2025. Throughout the programme, participants will complete quizzes designed to assess their understanding and progress. Certificates will be awarded to learners based on their overall performance in these assessments.
- Certificate of Participation (CoP): Awarded to learners who score below 35% in the course evaluation.
- Certificate of Achievement (CoA): Awarded to learners who score between 35% and 75% in the course evaluation.
- Certificate of Excellence (CoE): Awarded to learners who score above 75% in the course evaluation.
The director of IIT Hyderabad, BS Murty, said, "At IIT Hyderabad, we are committed to bridging the gap between academic learning and industry demands. The launch of this VLSI Chip Design certification program, in collaboration with TCS iON, is a step towards empowering professionals with the skills required to thrive in the fast-evolving semiconductor and electronics sectors."
Also read IIT Delhi launches online PG diploma in electric vehicle technology; applications open for engineers
IIT Hyderabad VLSI Chip Design Programme: Key learning outcomes
The programme equips learners with practical and theoretical skills in digital and analogue VLSI design. The key learning outcomes of the programme are listed below:
- Apply Boolean Logic and Boolean Algebra, and simulate gates using VHDL/Verilog tools.
- Study Sequential Logic, including flip-flops, finite state machines (FSMs), registers, and combinational logic minimisation.
- Complete a practical project on digital design using combinational and sequential modules.
- Understand the basics of CMOS technology and analogue circuit blocks.
- Analyse CMOS amplifiers, including single-stage, differential, and multistage designs, and their frequency response.
- Gain hands-on experience with amplifiers and learn Op-Amp architectures and techniques.
Follow us for the latest education news on colleges and universities, admission, courses, exams, research, education policies, study abroad and more..
To get in touch, write to us at news@careers360.com.
Next Story
]Featured News
]- ‘No TET’: Schools teachers’ jobs at risk, hundreds in Delhi to rally against mandatory eligibility tests
- NCAHP draft policy curbs state role in allied and healthcare course design; grants power to verify institutes
- Private employees in government schools, Assam vocational teachers want 3rd-party agencies out of their jobs
- India saw 93,000 schools shut down over last 10 years; MP, UP lead closures, govt tells Lok Sabha
- Skill India Mission’s JSS scheme needs higher budget, infrastructure boost: Govt cites study in parliament
- Legal jobs boom with riders – master AI, intern longer, practise 3 years for judicial services
- School Education Budget 2026: Atal Tinkering Labs gain big; small hikes for Samagra Shiksha, mid-day meals
- Education Budget 2026: OBC, ST scholarships get Rs 1,000 crore boost, minority scheme funds slashed
- Budget 2026: Higher education outlay up 11%; Rs 200 crore for PM Research Chairs; PM USHA sees 55% cut in RE
- Health Education Budget 2026: Major boost to allied health sciences, 3 new AIIAs, NIMHANS in north India